

Notice of References Cited

Application/Control No.

Applicant(s)/Patent Under Reexamination JOURDAN ET AL.

Examiner

Richard Ellis

Art Unit

Page 1 of 1

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|---------------|----------------|
| | Α | US-5,758,112 | 05-1998 | Yeager et al. | 712/217 |
| | В | US- | | | |
| | С | US- | | | |
| | D | US- | | | |
| | Ε | US- | | | |
| | F | US- | | | |
| | G | US- | | | |
| | Н | US- | | | |
| | 1 | US- | - | | |
| | J | US- | | | |
| | К | US- | | | |
| | L | US- | | | |
| | М | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|---------------------------------------|----------------|
| | N | | | | | |
| | 0 | | | | | |
| | Р | | | | · · · · · · · · · · · · · · · · · · · | |
| | Q | | | | | |
| | R | | | | V-4 | |
| | s | | | | | |
| | Т | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|--|
| | U | Wallace, S et al., A scalable register file architecture for dynamically scheduled processors, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, October 1996, pp. 179-184. |
| | V | Yeager, Kenneth C., The Mips R10000 superscalar microprocessor, IEEE Micro, April 1996, v. 16, l. 2, pp. 28-41. |
| | w | Moudgill, M. et al., Register renaming and dynamic speculation: an alternative approach, Proceedings of the 26th Annual International Symposium on Microarchitecture, 1-3 December 1993, pp. 202-213. |
| | х | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.